

CLAIMS:

1. An integrated circuit device including a memory array comprising:

- at least one sense amplifier having Active,
5 Standby and Sleep modes thereof coupled to complementary bit lines, said sense amplifier having first and second voltage nodes thereof;
a first transistor coupling said first voltage node to a first voltage source, a control terminal of
10 said first transistor being coupled to receive a first control signal; and
a second transistor coupling said second voltage node to a second voltage source, a control terminal of
said second transistor being coupled to receive a
15 second control signal.

2. The integrated circuit device of claim 1 wherein said first and second transistors comprise driver/power-gating devices.

3. The integrated circuit device of claim 1 wherein
20 said first and second transistors comprise MOS transistors.

4. The integrated circuit device of claim 3 wherein said first transistor comprises a P-channel device and said second transistor comprises an N-channel device.

25 5. The integrated circuit device of claim 1 wherein said at least one sense amplifier comprises a latch circuit comprising a pair of cross-coupled inverters.

6. The integrated circuit device of claim 5 wherein said cross-coupled inverters comprise CMOS inverters.

7. The integrated circuit device of claim 1 wherein said first voltage source comprises a supply voltage source and said second voltage source comprises a reference voltage source.

5 8. The integrated circuit device of claim 7 wherein said supply voltage source comprises VCC and said reference voltage source comprises VSS.

9. The integrated circuit device of claim 1 wherein said first control signal comprises a latch P-channel
10 signal and said second control signal comprises a latch N-channel signal.

10. The integrated circuit device of claim 1 wherein, in an Active Mode of operation, said first control signal is substantially at a level of said second
15 voltage source and said second control signal is substantially at a level of said first voltage source.

11. The integrated circuit device of claim 10 wherein said first control signal is substantially at a reference voltage level and said second control signal
20 is substantially at a supply voltage level.

12. The integrated circuit device of claim 1 wherein, in an Standby Mode of operation, said first control signal is substantially at a level of said first voltage source and said second control signal is
25 substantially at a level of said second voltage source.

13. The integrated circuit device of claim 12 wherein said first control signal is substantially at a supply voltage level and said second control signal is
30 substantially at a reference voltage level.

14. The integrated circuit device of claim 1 wherein,
in an Sleep Mode of operation, said first control
signal is substantially at a level greater than said
first voltage source and said second control signal is
5 substantially at a level lower than said second
voltage source.

15. The integrated circuit device of claim 14 wherein
said first control signal is substantially at a level
greater than said supply voltage level and said second
10 control signal is substantially at a level lower than
said reference voltage level.

16. A method for power-gating in an integrated
circuit device incorporating a memory having at least
one sense amplifier having Active, Standby and Sleep
15 states thereof comprising:

providing first and second transistors for
coupling first and second voltage nodes respectively
of said sense amplifier to respective first and second
voltage sources; and

20 enabling said first and second transistors in an
Active Mode of operation to couple said first and
second voltage nodes to said first and second voltage
sources respectively.

17. The method of claim 16 further comprising:

25 disabling said first and second transistors in a
Standby Mode of operation to decouple said first and
second voltage nodes from said first and second
voltage nodes respectively.

18. The method of claim 16 further comprising:

30 further disabling said first and second
transistors in a Sleep Mode of operation by applying a

voltage greater than that of said first voltage source to a control terminal of said first transistor and a voltage lesser than that of said second voltage source to a control terminal of said second transistor.

5 19. The method of claim 16 wherein said step of enabling said first and second transistors is carried out by applying a voltage substantially equal to a level of said second voltage source to a control terminal of said first transistor and a voltage
10 substantially equal to a level of said first voltage source to a control terminal of said second transistor.

20. The method of claim 17 wherein said step of disabling said first and second transistors is carried
15 out by applying a voltage substantially equal to a level of said first voltage source to a control terminal of said first transistor and a voltage substantially equal to a level of said second voltage source to a control terminal of said second
20 transistor.

21. An integrated circuit device including a memory array comprising:

at least one CMOS sense amplifier coupled to complementary bit lines and including a latch P-
25 channel (LP) and latch N-channel (LN) nodes thereof;

a first transistor coupled between a supply voltage source and said LP node and having a control terminal thereof coupled to receive an LPB signal;

a second transistor coupled between a reference
30 voltage source and said LN node and having a control terminal thereof coupled to receive an LNB signal

wherein said LPB and said LNB signals present Active, Standby and Sleep states thereof.

22. The integrated circuit device of claim 21 wherein said first transistor comprises a P-channel
5 transistor.

23. The integrated circuit device of claim 21 wherein said second transistor comprises an N-channel transistor.

24. The integrated circuit device of claim 21
10 wherein, in an Active Mode of operation, said LPB signal is substantially at a level of said reference voltage source and said LNB signal is substantially at a level of said supply voltage source.

25. The integrated circuit device of claim 21
15 wherein, in a Standby Mode of operation, said LPB signal is substantially at a level of said supply voltage source and said LNB signal is substantially at a level of said reference voltage source.

26. The integrated circuit device of claim 21
20 wherein, in a Sleep Mode of operation, said LPB signal is substantially at a level greater than that of said supply voltage source and said LNB signal is substantially at a level lesser than that of said reference voltage source.

25 27. A method for power-gating in an integrated circuit device incorporating a memory having a plurality of sense amplifiers comprising:
providing first and second transistors for coupling first and second shared voltage nodes

respectively of said plurality of sense amplifiers to respective first and second voltage sources;

enabling said first and second transistors in an Active Mode of operation to couple said first and
5 second shared voltage nodes to said first and second voltage sources respectively;

disabling said first and second transistors in a Standby Mode of operation to decouple said first and second shared voltage nodes from said first and second
10 voltage nodes respectively; and

further disabling said first and second transistors in a Sleep Mode of operation by applying a voltage greater than that of said first voltage source to a control terminal of said first transistor and a
15 voltage lesser than that of said second voltage source to a control terminal of said second transistor.

28. The method of claim 27 wherein said step of enabling said first and second transistors is carried out by applying a voltage substantially equal to a
20 level of said second voltage source to a control terminal of said first transistor and a voltage substantially equal to a level of said first voltage source to a control terminal of said second transistor.

25 29. The method of claim 28 wherein said step of disabling said first and second transistors is carried out by applying a voltage substantially equal to a level of said first voltage source to a control terminal of said first transistor and a voltage
30 substantially equal to a level of said second voltage source to a control terminal of said second transistor.

30. An integrated circuit device including a memory array comprising:

5 a plurality of sense amplifiers coupled to respective complementary bit lines, each of said plurality of sense amplifiers including first and second shared nodes thereof;

10 a first transistor coupled between a supply voltage source and said first shared node and having a control terminal thereof coupled to receive a first signal;

15 a second transistor coupled between a reference voltage source and said second shared node and having a control terminal thereof coupled to receive a second signal wherein said first and said second signals present Active, Standby and Sleep states thereof.

31. The integrated circuit device of claim 30 wherein said first transistor comprises a P-channel transistor.

20 32. The integrated circuit device of claim 30 wherein said second transistor comprises an N-channel transistor.

25 33. The integrated circuit device of claim 30 wherein, in an Active Mode of operation, said first signal is substantially at a level of said reference voltage source and said second signal is substantially at a level of said supply voltage source.

30 34. The integrated circuit device of claim 30 wherein, in a Standby Mode of operation, said first signal is substantially at a level of said supply voltage source and said second signal is substantially at a level of said reference voltage source.

35. The integrated circuit device of claim 30
wherein, in a Sleep Mode of operation, said first
signal is substantially at a level greater than that
of said supply voltage source and said second signal
5 is substantially at a level lesser than that of said
reference voltage source.